Colin Lopez

Transcription

Colin Lopez
Colin Lopez
Electronics Engineer
Education
2000–2003 Master’s Degree in Electronics, ENSEIRB, Bordeaux France.
Majoring Radio communication
1997–2000 Preparatory class for entrance to Grandes Ecoles, Lycée Bellevue, Toulouse France.
1995–1997 A-level with Honours, Lycée Bellevue, Toulouse France.
Electronics Skills
Analog
{ Advanced skills in electronic board design (8 layers, Class 5 with BGA)
{ Design of low-noise amplifiers, oscillators, filters
{ Software: PADS (schematic, routing and analog simulations)
Digital
{
{
{
{
Advanced skills in VHDL programming for Xilinx FPGAs: Spartan, Virtex
Advanced skills in C programming for Microcontroller: STM32, PIC, MSC121x
Softwares: ISE, µVision, Eclipse
Simulation: Modelsim, Matlab, Igor
High Freq.
{ Good knowledge of High Frequency board design : filters, couplers, patch antennas
{ Ability to use network and signal analysers
{ Softwares: ADS, HFSS, CST MicroWave
Industrial Data Processing Skills
Real time RTAI (Linux): Implementation of real-time softwares and drivers (PCI)
Languages Visual C#, C ++ , C, LabVIEW, ASM x86, ASM 68k.
OS Linux (Debian), Windows (XP, Vista, Seven)
Language
English fluent
German scholar
French mother tongue
Wall Street Institute: Advanced level
www.ens-cachan.fr
1/3
Work Experience
Ecole Normale Supérieure de Cachan - LPQM - UMR 8537
Research Engineer, Employee of ENS, Cachan.
2012 - 2013 Development in VHDL of a digital Lock-In (0.1Hz - 200KHz).
[7 months] { RII filters : fixed-point coefficients generated by Matlab
{ Second harmonic : trigged digital sinus generator
2011 - 2012 Development of a Random generator (70Mo/s) using shot noise emmitted by a white
[10 months] lamp.
√
{ Design of an high-gain and low-nowse amplifier: en =1.4 nV/ Hz, G=240000, BP−3dB =80MHz
{ Random Validation with the STS software of NIST Institute
{ VHDL programming of shot-noise traitment before transfer over ethernet (Xilinx ML507 board with a
Virtex5-FX70 FPGA and an ADC 8bits-250MSPS)
Laboratory Physique du Solide - UMR 8502
Development Engineer, Employee of CNRS, Orsay.
2009 - 2010 Development of 400MSPS correlators.
[6 months] { VHDL programming of 16 concurrent correlations from two signals (Innovative X5-400M board with a
FPGA Virtex5 SX95T and 2 ADCs 14bits-400MSPS)
2008 - 2009 CCD sensor managment of a Scanning Electron Microscope (SEM).
[11 months] { VHDL programming (CCD board with a Spartan3 FPGA): CCD clocks, zone pauses, horizontal and
vertical binning, average and filtering video datas
{ C ++ plugin development for the user interface on the Imaging Gatan Software (Windows XP)
2007 - 2008 Electronic development of a Scanning Tunneling Microscope (STM).
[10 months] { Design of high-voltage amplifiers and a low-noise tunelling courant amplifier with a Spartan3 FPGA
{ VHDL programming of the position control loop (probe tip), scanning and data traitment before transfer
over usb
{ Gatan scripts programming for the user interface (Windows XP)
2006 - 2007 Development of a new Nuclear Magnetic Resonance Instrument (NMR Spectroscopy).
[5 months] { Design of a new large-band instrument (10-700MHz)
Laboratory Intégration du Matériau au Système - UMR 5218
Academic consultant, Employee of ENSEIRB (Team AS2N), Talence.
2005 - 2006 European project FACETS: Development of a real-time system with 100 interconnected
[15 months] electronic neurons (ASICs developped by the Team AS2N).
{ Design of 8 layers boards with FPGAs (Spartan3-1500 and Virtex4-FX20)
{ VHDL programming of real-time neuron connections, connection strength process (STDP) and data
traitment before transfer over PCI
{ Development of a C software including a PCI driver on a real-time linux (RTAI)
2004 - 2005 European project NeuroBIT : Development of a real-time loop between a living neural
[17 months] network and a virtual robot (collaboration with INSERM for living organisms).
{ Design of a PCI board with a FPGA and an acquisition board with 60 low-noise channels
{ VHDL programming of ADCs managment and data traitment of neurons signals
{ Development of a C ++ software for the user interface (Windows XP)
www.ens-cachan.fr
2/3
Publications
may 2008 G. BONTORIN, C. LOPEZ, Y. BORNAT, N. LEWIS, S. RENAUD, A. GARENNE, M. CHANAUD,
G. LE MASSON, "A Real-time Setup for Multisite Signal Recording and Processing in Living Neural
Networks", InternationaI Symposium on Circuits And Systems 2008, ISCAS08, pp. 2953-2956,
ISBN 978-1-4244-1684-4, Seattle, USA, 18-21 May, 2008
nov. 2007 Y. BORNAT, J. TOMAS, C. LOPEZ, O. MALOT, B. BELHADJ, S. RENAUD, "Design of
Analog/Digital Simulator Dedicated to Real-time Neurocomputing", XXII Conference on Design
of Circuits and Integrated Systems, DCIS 2007, Sevilla, Spain, 21-23 November, 2007
march 2007 O. ROCHEL, S. CHEMLA, P. KORNPROBST, T. VIEVILLE, A. DAOUZLI, S. SAIGHI, C.
LOPEZ, S. RENAUD, "A first step towards in silico neuronal implementation of early-vision map",
Systems, Signal and Devices Conference, SSD 2007, Hammamet, Tunisia, March 19-22 2007
october 2006 N. LEWIS, Y. BORNAT, L. ALVADO, C. LOPEZ, A. DAOUZLI, T. LEVI, J. TOMAS, S.
SAIGHI, S. RENAUD, "PAX : un outil logiciel / matériel d’investigation pour les neurosciences
computationnelles", NeuroComp, 1ère conférence française de Neurosciences Computationnelles,
Pont-à-Mousson, October 23-24 2006, pp 171-174
Communications
may 2009 M. Tencé, T. Birou, C. Lopez and C. Pertel, "Towards systematic single scattering EELS
analysis with improved energy resolution. A new detection scheme", EDGE 2009, International
EELS-Workshop, 17-22 may 2009
may 2008 C. LOPEZ, M. TENCE, F. BOUQUET, L. FRUCHTER, "Spectroscopie de point de contact",
Journées techno’08 au LPS, Orsay, 29-30 mai, 2008
Reports
august 2005 C. LOPEZ, S. RENAUD, J. TOMAS, L. ALVADO, Y. BORNAT, S. SAIGHI, "Technical report of
the final closed-loop set up prototype", rapport de contrat, NeuroBit, Deliverable 5.2, 25 pp.,
2005
may 2005 Y. BORNAT, L. ALVADO, C. LOPEZ, S. RENAUD, S. SAIGHI, J. TOMAS, "The mixed A/D
simulation system of biomimetic neurons: PAX2", rapport technique, SenseMaker, Deliverable
21, 14 pp., 2005
Teaching
Training VHDL Trainer for CNRS researchers and engineers (4-days annual training since 2010)
Practical Teaching electronic Practical Courses for licence students (50h/year since 2008)
Courses
Tutoring Teaching a project with a microcontroller 164CI (14h in 2009)
Work-Study Coaching a student in sandwich courses during 2 years (2009-2010)
Internships Coaching students of IUT d’Orsay (3 months in 2008 and 2009)
www.ens-cachan.fr
3/3